-
54
Capacitor-less memory device comprising potential expansion semiconductor layer and multiple body regions, and driving method thereof
"Capacitor-less memory device comprising potential expansion semiconductor layer and multiple body regions, and driving method thereof", 10-2026-0087293, domestic application, 2026.05.14
-
53
Multi state Semiconductor device including quadruple PN junctions and operating method thereof
"Multi state Semiconductor device including quadruple PN junctions and operating method thereof", 10-2026-0073857, domestic application, 2026.04.23
-
52
Thermoelectric device comprising nanotube array and method of manufacturing thereof
“Thermoelectric device comprising nanotube array and method of manufacturing thereof”, 19/235,932(USA), international application, 2025.06.12
-
51
Thermoelectric device comprising nanotube array and method of manufacturing thereof
"Thermoelectric device comprising nanotube array and method of manufacturing thereof", 10–2025–2778353, domestic registration, 2025.03.04
-
50
Capacitor-less memory device and operation method thereof
“Capacitor-less memory device and operation method thereof”, 10-2671670, domestic registration, 2024.05.29.
-
49
Memory device including double PN junctions and driving method thereof, and Capacitor-less Memory device including double PN junctions and control gates and operation method thereof
“Memory device including double PN junctions and driving method thereof, and Capacitor-less Memory device including double PN junctions and control gates and operation method thereof”, I838634(Taiwan), international registration, 2024.04.11.
-
48
Integrated circuit device
“Integrated circuit device”, 18/609,539(USA), international application, 2024.03.19.
-
47
Substrate for surface acoustic wave device and surface acoustic wave device comprising the same
“Substrate for surface acoustic wave device and surface acoustic wave device comprising the same”, 10-2617108, domestic registration, 2023.12.19.
-
46
Integrate-and-Fire Neuron Circuit and operation method thereof
“Integrate-and-Fire Neuron Circuit and operation method thereof”, 18/544,268(USA), international application, 2023.12.18.
-
45
Memory device including double PN junctions and driving method thereof, and Capacitor-less Memory device including double PN junctions and control gates and operation method thereof
“Memory device including double PN junctions and driving method thereof, and Capacitor-less Memory device including double PN junctions and control gates and operation method thereof”, 11,664,382(USA), international registration, 2023.05.30.